


# Trends in MEMS Manufacturing & Packaging



**New Manufacturing Approaches for MEMS Pave the Way to  
Smaller, more Cost-Effective Devices!**

# Content

• <b>Executive Summary</b>	<b>4</b>	• <b>Technical Trends</b>	<b>141</b>
– Main manufacturing evolution		– MEMS Manufacturing Trends	
– MEMS wafer forecasts by type of manufacturing		– MEMS & ASIC interconnects	
		– 3D MEMS	
• <b>2000 – 2020 MEMS Devices Evolution</b>	<b>56</b>	– CMOS MEMS	
– Inertial (Accelerometers, gyroscopes)		– Standard Process to Technology to Product Platforms	
– Magnetometers		– MEMS Packaging Trends	
– Pressure			
– Microphones			
– Micro mirrors			
– Micro bolometers			
– Oscillators			
		• <b>Impact on MEMS Equipment &amp; Materials</b>	<b>230</b>
• <b>MEMS historical &amp; expected evolution</b>	<b>105</b>	– Tools	
– VOA		• DRIE	
– Accelerometer for seismic		• Sacrificial release	
– Gyros for consumer		• Release stiction	
		• Deposition & cleaning	
		• Lithography	
		• Bonding	
		• Singulation	
		• Test & CAD tools	
		– Engineered Wafers & Materials	
		• Glass	
		• SOI	
		• PZT	
		• Resists	
• <b>Cost analysis</b>	<b>112</b>		
		• <b>Conclusions</b>	<b>330</b>
		• <b>Appendices</b>	<b>335</b>


# New MEMS manufacturing processes drivers

→ The development of new innovative MEMS processes have to answer to the following requirements:



Both new MEMS manufacturing & MEMS packaging technologies can solve these issues.

# The 4 evolutionary steps for MEMS manufacturing




# 30 years of MEMS Manufacturing History

Over the time, the MEMS manufacturing evolution has aimed at climbing the value chain towards increasing functionalities at the system level.

## Major breakthroughs

In the 1990s Sensoror had international success with SA20, a sensor for Airbag systems. It was made up of a **piezoresistive beam of Silicon**. Around 35 million sensors were sold all over the world, and the company had an estimated 60-70% of the European market for airbag sensors



**Processing level**

1990s'


In the 2000s, the **comb drive** architecture is becoming one of the major MEMS architecture for sensing inertial movement. TI success for DMD is just starting.



**MEMS level**

2000s'

**Packaging** is becoming an enabling process step. First MEMS products using 3D TSV are coming to the market.




SiTime's MEMS oscillator

**Packaging level**

2010s'

CMOS MEMS has been phased out. **3D integration** has allowed the integration of different functionalities at the Si level. Room temperature bonding and cost competitive TSV technologies have made such realization possible.




**System level**


2020s'

# Analyzed MEMS Technologies


- Graph shows the MEMS technologies investigated in this report. These technologies will affect the MEMS manufacturing/packaging at different levels: **Substrate level** (SOI, glass, thin wafers), **MEMS die level** (getters, fusion bonding, release stiction, singulation, CMOS MEMS, DRIE, trench isolation) and **packaging level** (TGV, TSV, pixel-level packaging, thin film capping, active capping).
- Technology & products platform are transverse approaches.



# MEMS Wafer Forecasts by Type of Process




# The different MEMS technological approaches





# Executive Summary

## Yole MEMS Integration Technology Map, The CMOS MEMS Frontier !



Adapted from Akustica

# Example of Inertial MEMS Evolution

	<b>2000</b>	<b>2010</b>	<b>2020</b>
MEMS die size (mm <sup>2</sup> )	10 mm <sup>2</sup>	~2-3 mm <sup>2</sup>	1-2 mm <sup>2</sup>
Packaged die size	2x5x5 mm <sup>3</sup>	QFN package (3.0 mm x 3.0 mm, height 0.9 mm)	< 1x2x2 mm <sup>3</sup>
Power consumption	0.1 mW	0.05 mW	< 0.05 mW
MEMS ASP (\$)	>\$3 (3-axis)	\$0.7	<\$0.5
Volume (Munits)	35	771	> 2 500
Major manufacturing evolution	<ul style="list-style-type: none"> <li>• 4" &amp; 6" wafer size</li> <li>• Integrated MEMS from AD</li> <li>• Mostly wire bonding side by side</li> </ul>	<ul style="list-style-type: none"> <li>• 6" and 8" emerging</li> <li>• SOI wafers and epiPoly Si approaches (3μ thick proof mass)</li> <li>• AD shifts to hybrid</li> <li>• Stacked/side by side wire bonded MEMS &amp; ASIC</li> </ul>	<ul style="list-style-type: none"> <li>• Mostly 8" wafer size</li> <li>• Capping is removed</li> <li>• ASIC becomes the active capping</li> <li>• 3D TSV implemented</li> </ul>